Skip to content
← All jobs

YOUR NEXT OPPORTUNITY

Product Application Engineer PCIe/CXL (Asia)

Astera Labs

Engineering United States / San Jose, California, United States

Employer posted: August 19, 2026. Source checked: November 3, 2026 10:16 pm. Availability and final application requirements are confirmed on the employer’s site.

Source: Astera Labs — company careers. WorkerEra lists this opportunity from an external source; confirm current details with the employer.

About this opportunity

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

As an Astera Labs Principal Product Application Engineer, you will need to provide technical guidance to customers to overcome design challenges, generate collateral for existing and new products, and drive innovation by providing insightful feedback to other internal teams to continuously improve products and processes.

Astera Labs is seeking a Principal Product Applications Asia Region Lead with 8+ years of experience supporting the development and design-in of semiconductor products for PCIe/CXL. Regional leads focus on development, debugging, and design-in activities related to customers in a designed geography, and help coordinate with local development teams in Astera Labs Headquarters. This role will be supporting our China region. Role is required to work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone.

Basic Qualifications 

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, Master’s is preferred. 
  • Minimum of 3 years’ experience in designing in complex SoC/silicon products with a high speed (preferably PCIe) interface. 
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!  
  • Full professional proficiency in Mandarin (written and spoken) required to communicate directly with Asia region customer contacts

Required Experience 

  • Strong working knowledge of PCIe LTSSM at a physical layer level, associated standards, and debug. Most recent experience with PCIe 5.0 at a minimum, some experience with 6.0/CXL preferred. 
  • Silicon/System bring-up and debug experience in customer systems.  
  • Technical ownership of issue resolution: Driving and directing internal teams toward issue resolution. Driving communication with customers, FAEs, and sales team members
  • Firsthand experience with lab equipment such as protocol analyzers/exercisers, high-speed oscilloscopes, or BERTs.  
  • Comfort working with software/firmware associated with semiconductor products, such as: Firmware development with C-language, scripting with Python or other equivalent programming languages. 

Preferred experience 

  • Triaging complex customer reported issues which require taking into account multiple layers of conditions. For instance, silicon, firmware, hardware board design, and system environment. 
  • Experience with common data center BMC implementation, and BIOS configuration
  • Development/support for PCIe or Ethernet Switch or Retimer products. 
  • PCIe compliance testing methodology and troubleshooting. 
  • Understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers/interconnects etc. 
  • Mandarin language proficiency preferred. Candidate must be able to speak Mandarin to effectively communicate with our China region customers and team members.
  • Candidate will need to be open work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone

Base salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Imported source listing. Details are supplied by the source and have not been independently verified by WorkerEra. Confirm the current vacancy on the employer’s page.

Source: Astera Labs — company careers

Employer details

Workplace address
United States

Your application checklist

  • Read the linked employer announcement and compare its requirements with your experience.
  • Tailor your CV to responsibilities and skills actually listed by the employer.
  • Confirm the work location, deadline and application documents before submitting.
  • Salary was not supplied in the listing fields; ask the employer about compensation.

Apply with your WorkerEra account

Sign in or create an account to continue your application.

WORKER ERADownload App

Post a Free Ad

What would you like to post?

Choose your purpose to open the right form.

Offer a service

Share the skills and services you offer.

Job seeker

Tell employers what you can do, or ask a career question.

Post a job

Find the right person for your vacancy.

Request a service

Describe the help or professional service you need.